The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Smart home scheduling, as one of the most effective techniques in Demand Side Management (DSM), is now attracting more and more research interests in the recent years. In this paper we propose an efficient scheduling algorithm for smart home resident to reduce the monetary cost of the electricity. The proposed algorithm is an improved particle swarm optimization(PSO) algorithm that can schedule the...
Intravascular ultrasonic (IVUS) imaging catheters currently use ceramic piezoelectric transducers to form radial images of blood vessel walls. Further improvements in image quality may be enabled through Capacitive and Piezoelectric Micromachined Ultrasonic Transducers (CMUTs and PMUTs). Polymer PMUTs offer many benefits in imaging quality, however, the low acoustic sensitivity and high electrical...
Regarding optimized logic network generation, recent papers have demonstrated that non-series-parallel topologies can deliver arrangements with fewer transistors when compared to the widely used series-parallel approach. However, due to its topology particularities, this paradigm represents a challenge for physical cell design, especially concerning the transistor placement procedure. In this scenario,...
Hash functions represent a fundamental building block of many network security protocols. The SHA-3 hashing algorithm is the most recently developed hash function, and the most secure. Implementation of the SHA-3 hashing algorithm in Hardware Description Language (HDL) is time demanding and tedious to debug. On the other hand, High-Level Synthesis (HLS) tools offer potential solutions to the hardware...
This paper presents an automated hermetic failure monitoring system design for multiple millimeter-sized biomedical implants using an inductive link array. 1 × 1 mm2 sized passive implants, wrapped with power receiving and data transmitting inductor-capacitor (LC) tank, and coated with parylene-C and polydimethylsiloxane (PDMS) were utilized for packaging failure monitoring, which can result in phase-dip...
Memristive systems are nonlinear resistors with memory. Most of them are realized as resistive switching devices in nanotechnology. One example, with appropriate properties especially in neuromorphic applications, is the double barrier memristive device (DBMD). A continuous resistance range makes the DBMD suitable for replacing the synapses in neuromorphic circuits. Structural and functional descriptions...
Computer architecture today is anything but business as usual, and what is bad for business is often great for science. As Moore's Law continues to unwaveringly march forward, despite the ceasing of Dennard scaling, continued performance gains with each processor generation has become a significant challenge, and requires creative solutions. Namely, the way to continue to scale performance in light...
Electricity grid complexity with its diverse critical infrastructures has been continuously evolved into a more complicated network that is vulnerable to unpredictable hazards of internal and external origins. Resiliency assessment of the large-scale smart electricity grids has recently attracted many attentions in electric industry for more efficient daily operations in face of emergencies. This...
An aggressive controlling for layout pattern density is becoming essential for the manufacturability of advanced processes. Focusing on analog layout under severe density constraints, this paper provides a novel idea that layout generation and verification are co-working on a density-aware format. Our idea follows a transistor-array(TA)-style of analog layout where unit-transistors of the same channel-size...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.