The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The flipped voltage follower (FVF), a variant of the common-drain transistor amplifier, comprising local feedback, finds application in circuits such as voltage buffers, current mirrors, class AB amplifiers, frequency compensation circuits and low dropout voltage regulators (LDOs). One of the most important characteristics of the FVF, is its low output impedance. In this tutorial-flavored paper, we...
This paper introduces a new design method of discrete-time fractional-order PIλ controllers. It is based on using an exact discretization method that always guarantees the implementation of 3rd-order, minimum-phase, and stable discrete-time controllers. The structure of the controller can be considered as an adaptive one since it only depends on the order of the controller, which is one of three tuning...
We treat the design problem of second-degree IIR digital differentiators. The design problem (cost function) is formulated in the quadratic form without any frequency sampling. Since the cost function is the quadratic form, the solution is unique and the optimization scheme does not require any recursive optimization. Hence, the procedure of the design for the second-degree differentiators is very...
In this paper, two new two-dimensional (2-D) IIR and FIR filter architectures possessing quadrantal and octagonal symmetries are proposed. Furthermore, the theoretical error analysis for the proposed filters is also presented. Utilizing the presented error analysis, user can decide the bit width of the filters with satisfactory error tolerance.
In this paper, a technique for estimating frequency and amplitude of noncircular complex sinusoid has been presented. A cascade scheme of first-order complex notch filters has been introduced where complex sequence with negative frequency is rejected in the first section and sequence with positive frequency is removed in the second section. Closed-form expressions for bias and mean square error (MSE)...
Low delay maximally flat in passband and equiripple in stopband (MFER) FIR Digital Differentiators (DDs) are known to have high differential accuracy with low delay. The transfer function is defined as the subtraction of the stopband function from the passband function. The passband function and the stopband function realizes flatness characteristics and equiripple characteristics, respectively. However,...
This paper focuses on the design and analysis of multi-stage noise-shaping (MASH) sigma-delta modulators. Fundamentals and properties of MASH modulators are discussed. A detailed methodology on analyzing continuous-time MASH (CT-MASH) modulator based on the impulse invariant transformation is also described. Two fabricated design examples are discussed: a 130 nm CMOS CT-MASH 4-0 employing a digital...
The audio-susceptibility of the average current-mode controlled buck dc-dc converter in continuous-conduction mode is presented in this paper. The average current-mode control scheme used in this paper regulates the true average component of the sensed inductor current and is not affected by a high inductor current ripple at low duty ratios. The principle of negative feedback for converters with the...
Simulation of complex hardware circuits is the basis for many EDA tasks and is commonly used at various phases of the design flow. State-of-the-art simulation tools are based upon discrete event simulation algorithms and are highly optimized and mature. Symbolic simulation may also be implemented using a discrete event approach, or other approaches based on extracted functional models. The common...
The voltage divider phase shift filter (VDPSF) has been used in the past to construct inductorless narrowband filters with moderately high Q values, for example, Q = 50. This work reports a new configuration of this filter that can achieve extremely high Q values over a range of frequencies from very low to very high values. A typical value is Q = 2500, but can be even higher. These high values of...
Analog to digital converters (ADC) are used in wireless receivers to process signals in the presence of blockers. These blockers, usually much larger than the signal itself, necessitate the use of a filter upfront to reduce the dynamic range requirement of the ADC. A filtering ADC can be created by placing both the filter and the ADC in a global feedback loop, with improvement in noise and power efficiency...
Oversampled continuous-time analog-to-digital converters are on the verge of surpassing the bandwidth of their discrete-time counterparts as their sampling rates continue to increase while recent innovative architectures have reduced their oversampling ratios. This paper outlines several architectures that have led to these improvements, which include single-loop ΔΣ modulators, cascaded or MASH ΔΣ...
This paper introduces a speed-enhanced incremental ADC architecture for high-resolution low-power sensor applications, incorporating a third-order sturdy MASH modulator. Unlike previous sturdy MASH ADCs, owing to the properly modified loop filters in the 2-1 sturdy MASH, the quantization noise of the first noise-shaping loop could be cancelled out. The proposed ADC with a 4b coarse SAR ADC and a 2-1...
Pseudo-differential circuits approximate the performance of fully-differential structures, while allowing single-ended operation of the two half stages in the circuit. This requires duplication of the circuitry, with accurate symmetry needed between the two halves to cancel common-mode noise. This paper proposes a single-ended scheme which uses double sampling and time interleaving to achieve a performance...
Data-state decision feedback equalizers (DFEs) suffer from a fundamental drawback of deteriorating vertical eye-opening when consecutive 1s or 0s are present in data. To combat this, a new data-transition adaptive DFE termed data-transition DFE is proposed. We show that data-transition DFE does not reduce vertical eye-opening whereas data-state DFE shrinks vertical eye-opening when consecutive 1s...
Numerator of the voltage gain transfer functions is directly derived with Trajectance analysis in this paper. Denominator of the voltage gain transfer functions is directly calculated by Suspendance analysis that was explained in prior publications. The voltage gain numerator is obtained by i) identifying all paths that connect the input node to output node of the circuit through sequential passive...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.