The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Single-stage DC-AC power converters are gaining higher popularity due to their merits compared to the conventional two-stage DC-AC conversion systems. One of these converters is the buck-boost voltage source inverter. This converter has some merits over the other single stage DC-AC power converters in terms of passive component-count, overall gain ratio, and voltage stresses. This paper studies the...
Multilevel cascaded H-bridge converters are becoming popular for next generation large-scale photovoltaic power converters. However, the power generation levels in the three phases can be significantly unequal, especially in a large plant, owing to the non-uniform irradiance levels and/or ambient temperatures. This paper proposes the delta-connected cascaded H-bridge converter for large-scale photovoltaic...
A reference driver-free pipelined ADC with a low drop-out (LDO) regulator for power supply is proposed for SoC applications. An LDO-based regulated voltage provides not only power supply for digital and analog circuits but also works as a reference voltage for the ADC. Conventional residue function from a 2.5b/stage design can use its max input as much as 93% of the internal supply voltage. A prototype...
In this paper, two high-accuracy low-cost current balancing circuits are proposed for LED backlight system by using capacitors and mini transformers. Compared with traditional active and passive balancing approaches, the proposed schemes greatly reduce cost and power losses, and achieve highly accurate current matching among all LED strings in wide dimming ranges. The current balancing principles...
A low power 12 bits analog to digital converter is a critical part of a fully integrated readout system for the next ILC ECAL. We present here a new design of 12-bit ADC up to 35-MS/s using a pipelined architecture in a CMOS 0.35 m process. The first front-end stage of 2.5 bits includes an efficient dynamic element matching scheme permitting to average its gain errors. The back-end converter is a...
A new AC-DC-AC matrix converter topology based on Cuk is proposed. The basic configuration of the new topology and its fundamental principle are firstly introduced, the analytic expression on the function of voltage transfer ratio and duty cycle is analyzed, and the rationale of double-loop control strategy is clarified. Finally the validity and feasibility of the new topology are tested by means...
This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35 mum AMS CMOS technology with 3.3 V single power supply. The capacitors and selected operational amplifiers were scaled for...
Class D amplifiers are becoming the most feasible solution for embedded audio application. However, distortions due to the non-linear nature of switching stage are the main drawback for this amplifier topology. This paper discusses the design and implementation of high fidelity audio class D using sliding mode control scheme. This design method proves to be a cost effective solution for industrial...
The design of a full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with an analog to digital converter. We present here a 12 bit 30 MHz analog to digital converter using a pipelined architecture. It is composed by ten 1.5 bit sub-ADC with a final 2 bit flash...
In this paper, the characteristics of the basic current mirror and the continuous-time current-mode current mirror integrator are analyzed. Using the two unlossy loop integrators and the basic current mirrors, the biquad circuit block is implemented. The signal flow graph (SFG) and the improved leap-frog (ILF) structure are simple to implement the six-order band pass filters. Exploring PSPICE9.1 simulation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.