The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Conflicting rules and rules with exceptions are very common in natural language specification to describe the behaviour of devices operating in a real-world context. This is common exactly because those specifications are processed by humans, and humans apply common sense and strategic reasoning about those rules. In this paper, we deal with the challenge of providing, step by step, a model of energy...
The NVIDIA Jetson is demonstrated as a competitiveHPC platform. The Jetson has 192 Kepler CUDA cores that are"true" in that they share a processor: in the case of the Jetson, a32-bit ARM Cortex-A15 variant low power architecture. Ourwork explores the use cases of the Jetson TK1 board as aninterface device for cloud computing, and also as a scalabledevice for energy efficient HPC. We evaluate...
InfiniBand interconnect is a very important and crucial component of High Performance Computing Clusters. Overall performance of HPCC depends on many factors, among them InfiniBand throughput is the most crucial and critical factor. InfiniBand interconnect speed has increased rapidly during the last few years and currently InfiniBand is most popular interconnect for building HPCCs. High speed and...
This paper presents a device qualification approach for IEEE 1588 devices. Based on repetitive measurements within heterogeneous networks, standard stimulation data and device reaction values are defined for qualification of PTP bridges. According to these measurements, PTP bridges are classified into three classes basic, advanced, and high-performance. In order to execute the required device tests,...
Memory access rate is a primary performance bottleneck in high-performance networking systems. The MoSys Bandwidth Engine family of integrated circuits provides a significant improvement in effective memory performance by using high-speed serial I/O's, many banks of memory, a low-latency, highly efficient protocol, and intelligence within the device. The first member of the family can perform 2 billion...
In this paper, we described time synchronization performances with Precise Time Protocol (PTP). The synchronization experiments between a master clock and slave clocks were performed for two cases, that is, one with direct connection and the other with switches. From the experiments, the followings were observed. In the case of direct connection, actual and average offsets between the master and the...
The development of an open architecture for multimedia data integration and visualization in template based distributed applications is a challenge for the scientific researches. Because of characteristics of multimedia data, their management and querying techniques are unlike than those of traditional data. We can increase the potential use of multimedia data across various applications by storing...
In this paper, we address the issue of transmission power control (TPC) in wireless ad hoc networks. Power control plays an important role in energy saving and network performance enhancement. However, the existing TPC schemes either face the problem of hidden and exposed terminal or have additional hardware requirements. We propose a novel distributed power control protocol, called Receiver Initiated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.