The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Lifetime of Photovoltaic (PV) inverters is affected by the installation sites related to different solar irradiance and ambient temperature profiles (also referred to as mission profiles). In fact, the installation site also affects the degradation rate of the PV panels and, thus, long-term energy production and reliability. Prior-art lifetime analysis in PV inverters has not yet investigated the...
In order to enable a more wide-scale utilization of PV systems, the cost of PV energy has to be comparable with other energy sources. Oversizing the PV array is one common approach to reduce the cost of PV energy, since it increases the PV energy yield during low solar irradiance conditions. However, oversizing the PV array will increase the loading of PV inverters, which may have undesired influence...
This work provides new magnetic and electrical design guidelines for an integrated motor-drive system. Two significant design factors including the electric and magnetic loadings are targeted to address the issues associated with the combination of the motor and inverter performances. A set of new constraints are also introduced in terms of the magnetic, electrical and thermal limits of a field oriented...
In many important energy conversion systems, the power electronic converters are proven to have high failure rates. At the same time, the failures of the power electronics systems are becoming more and more unacceptable because of the high cost of failures and booming power capacity. As a consequence, an appropriate assessment of reliability performance for the power electronics is a crucial and emerging...
Several countries with considerable PhotoVoltaic (PV) installations are facing a challenge of overloading the power infrastructure during peak-power production hours. Regulations have been imposed on the PV systems, where more active power control should be flexibly performed. As an advanced control strategy, the Absolute Active Power Control (AAPC) can effectively solve the overloading issues by...
The widespread adoption of mixed renewables urgently require reactive power exchange at various feed-in points of the utility grid. Photovoltaic (PV) inverters are able to provide reactive power in a decentralized manner at the grid-connection points even outside active power feed-in operation, especially at night when there is no solar irradiance. This serves as a motivation for utilizing the PV...
Grid operation experiences have revealed the necessity to limit the maximum feed-in power from PV inverter systems under a high penetration scenario in order to avoid voltage and frequency instability issues. A Constant Power Generation (CPG) control method has been proposed at the inverter level. The CPG control strategy is activated only when the DC input power from PV panels exceeds a specific...
This paper presents principles and results of dynamic testing of an SRAM-based FPGA using time- resolved fault injection with a pulsed laser. The synchronization setup and experimental procedure are detailed. Fault injection results obtained with a DES crypto-core application implemented on a Xilinx Virtex II are discussed.
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
Continuous scaling, necessary for enhanced performance and cost reduction, has pushed existing CMOS materials much closer to their intrinsic reliability limits, forcing reliability engineers to get a better understanding of circuit failure. This requires that designers will have to be very careful with phenomena such as high current densities or voltage overshoots. In addition to the reliability issues,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.