The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A comprehensive behavioral model of Track-and-Hold Amplifier (THA) based on GaAs HBT, implemented in MATLAB-SIMULINK platform, is presented in this paper. The main error sources of the holding capacitor and non-linear on-resistance are investigated, and the relative non-idealities are modeled. With the behavioral model, SIMULINK simulations were performed to analyze the non-ideal error sources and...
Design of power delivery system has great influence on the power management in many-core processor systems. Moving voltage regulators from off-chip to on-chip gains more and more interest in the power delivery system design, because it is able to provide fine-grained dynamic voltage scaling. Previous works are proposed to implement power efficient on-chip voltage regulators. It is important to analyze...
This paper provides an area-efficient, low power and high precision current-to-voltage integrator for photocurrent measuring by using correlated double sampling. A novel CDS scheme is devised by using an interstage capacitor instead of the large error store capacitor to reduce kT/C noise. An integrator prototype with the proposed technique is fabricated using 0.8-µm 2P2M CMOS process for demonstration...
This paper presents a scheme of 14-bit 100MS/s pipelined analog-to-digital converters (ADCs) with digital calibration. Signal-dependent pseudo-random dithering has been used in the proposed model to measure the errors caused by finite gain and capacitors mismatch in multiplying digital-to-analog converters and correct them in the digital domain. Comparing with fixed-magnitude PN dithering, a signal-dependent...
This paper describes a digital calibration scheme for pipelined analog-to-digital converters (ADCs). The proposed method corrects the nonlinearity caused by finite gain and bandwidth of interstage operational amplifiers as well as the capacitors mismatch in multiplying digital-to-analog converters. The proposed calibration technique takes the advantages of both foreground and background calibration...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.