The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Clock and data recovery (CDR) circuit plays a vital role for wired serial link communication in multi mode based system on chip (SOC). In wire linked communication systems, when data flows without any accompanying clock over a single wire, the receiver of the system is required to recover this data synchronously without losing the information. Therefore there exists a need for CDR circuits in the...
Turbo coding is a powerful error correction technique among forward error correcting codes. Its performance is better as it achieves near Shannon limit. This paper presents the implementation of Turbo codec for designing the Turbo encoder and decoder. The Decoder is developed based on Viterbi algorithm that incorporates hard-input and hard-output values. The errors are purposefully introduced in the...
Clock and data recovery (CDR) circuit in general, plays a vital role for serial-link communication in multi-module based System on chip (SOC). It uses a high frequency clock to handle high data rate, which results in high dynamic power consumption. In order to reduce the high dynamic power consumption, the proposed design works at the one-eighth frequency of the received data rate and presents a novel...
Adders play an important role in digital circuits. Logarithmic adders are efficient in delay reduction of carry generation/propagation in contrary to linear adders. It is found from simulations that even logarithmic adders suffer from delay, chip area over head and additional latches in the presence of ripple carry adders at the time of FPGA realization. The main motive of this work is to design and...
This paper proposes a computationally efficient explicit finite difference time domain (FDTD) scheme for the TEz mode. In contrary to conventional FDTD method, we derive the finite difference of magnetic field using asymmetric approximation to the second order wave equation. The resultant implicit magnetic field equations are coupled in groups of two adjacent points of the computational domain to...
Conventionally, Specific Absorption Rate (SAR) to a cancer tumor is estimated using an inaccurate water phantom method in hospitals. In this paper, we propose an accurate SAR estimation method using Finite Difference Time Domain (FDTD) technique. The FDTD method is employed in calculating the absorption of electromagnetic energy within complex, lossy dielectric human tissues. In this work, the tumor...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.