The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this session, the first paper presents a contribution which can be used to easily create customized portfolio solvers. Specifically, the metaSMT framework is extended with a SMT-LlB2 parser and a TCP server/client architecture, which allows for deciding SMT instances simultaneously with multiple solvers. The second paper makes a structured presentation of different parallel SystemC simulation approaches...
The design of wireless embedded systems needs their efficient and realistic simulation to verify that requirements are met. The reproduction of communication behavior is crucial to assess the performance of hardware and software components, e.g., dependability and energy consumption. This work presents and discusses different levels of abstraction for the simulation of the communication behavior....
The WiP session aims to present innovative ideas which are - though not fully mature - able to inspire new ideas and to stimulate controversial discussions. The first paper proposes an API for annotating and monitoring power and energy in system level design models. It addresses heterogeneous designs and claims to be very flexible and thus applicable to various SLDL (e.g. SpecC or SystemC). The second...
System Level Description Languages (SLDL) emerged a decade ago for high-level System-on-Chip (SoC) design and efficient design space exploration. Initially performance and area constraints were the major concerns. Nowadays the shrinking of transistor size has brought power and temperature to top of the list of designer concerns. Although SLDLs are welldefined for functional and timing modeling, the...
Various problems from artificial intelligence and formal methods are solved utilizing Satisfiability Modulo The- ories (SMT) solvers. Selecting the best SMT solver for a specific application, however, is a daunting task. In this paper, we present the novel metaSMT TCP server and client architecture which can be used to solve SMT instances expressed in SMT-LIB2 by multiple solver processes in parallel...
The paper proposes a concept that aims at putting the design of embedded systems at a new, higher level of abstraction. Until now, there is a gap of several weeks of modeling efforts between an initial block diagram sketched on a blackboard and first executable models for e.g. architecture exploration and virtual prototyping. Being able to simulate during or short after initial discussions would be...
SystemC has been proven as a strong technology for heterogeneous system modelling, efficient simulation, static and dynamic analysis, and model transformation fostering the needs for design validation and design space exploration. The first paper in this session describes a SystemC-based framework for modeling communication at different layers using SystemC AMS and TLM extensions, demonstrated by...
Power densities and thermal hotspots are a major concern for the dependability of future multi-processor systemon- chip. They can lead to transient faults affecting the functionality in the short term and can cause permanent damage of a device. The dependability problem can be tackled on different layers such as technology hardening or application awareness. This work is based on an approach that...
Today multiple frameworks exist for elevating the task of writing programs for GPGPUs, which are massively dataparallel execution platforms. These are needed as writing correct and high-performing applications for GPGPUs is notoriously difficult due to the intricacies of the underlying architecture. However, the existing frameworks lack a formal foundation that makes them difficult to use together...
Today’s virtual prototypes model complex manycore platforms. In application domains such as network processing, they may comprise hundreds of processors, which makes simulation speed the key issue due to the single-threaded execution semantics of SystemC. We propose CoMix, the Concurrent Model Interface, for the distributed simulation of large-scale SystemC models. CoMix provides robust communication...
Modeling languages such as SysML provide various description means for a precise specification of the desired system. As a system model typically uses multiple diagram types focusing on different aspects, it is crucial to keep them consistent to each other. In this paper, we propose a verification methodology which ensures the consistency between activity diagrams as blueprints for the implementation...
Efficient design of predictable systems on top of multiprocessor-based architectures is challenging. It demands an integration effort to support system models relying on Models-of- Computation (MoC) theory, supporting real-time (RT) analysis and electronic system-level (ESL) design techniques. This paper presents a SystemC-based framework for modelling and time analysis of predictable embedded systems...
Cyber physical systems are characterized by continuous interaction between digital control systems and physical systems. To design critical control software that is to be used in control systems, a modeldriven correct-by-construction approach is preferable. Modeling languages based on synchronous model of time – such as Simulink, State Chart, Esterel, Lustre etc., are often used for sequential software...
This paper presents the Platform Specific Time Triggered Model (PS-TTM), a SystemC based modeling and simulation framework for time-triggered safety-critical embedded systems. The approach facilitates the modeling of Time-Triggered Architecture (TTA) based embedded systems, following a strict separation between the designs of functionality and platform. The PS-TTM provides a value and time domain...
Data races are one of the most common problems in concurrent programs. As SystemC standard allows nondeterministic scheduling of processes, this leads to data races. Hence, different executions of the same concurrent program may lead to unexpected results due to race conditions. We develop a hybrid dynamic data race detection algorithm for SystemC/TLM designs that adopts the well-studied dynamic race...
This session addresses predictability in the behavior of embedded systems in several ways. The first paper proposes a SystemC based modeling and simulation framework for time-triggered safety-critical embedded systems. The second one presents a methodology to model analog faults on the behavioral level to evaluate safety goal violations in automotive systems. Finally, the third paper presents a SystemC-based...
With the advent of the ISO 26262 it became crucial to prove that electrical and electronic products delivered into safety-related automotive applications are adequately safe. For this purpose safety goal violations due to random hardware failures need to be evaluated. In order to gain evident results for argumentation within the evaluation, a fault injection based approach is utilized. Potential risk...
For the design of complex systems, formal modeling languages such as UML or SysML find significant attention. The typical model-driven design flow assumes thereby an initial (abstract) model which is iteratively refined to a more precise description. During this process, new errors and inconsistencies might be introduced. In this paper, we propose an automatic method for verifying the consistency...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.