The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The 5G wireless revolution will bring some fundamental changes on the design of handsets and communication infrastructures, delivering over 10 Gbps download speed with unprecedented densely connected wireless devices. The 5G RF transmitters using phased-array MIMO (multiple-input and multiple-output) antennas will demand excellent power efficiency with high integration and linearity at the cm-Wave/mm-Wave...
An 8b, 1.3/1.39GS/s, 7/8.1mW two-step ADC is presented that introduces a single reference comparator based background comparator offset calibration technique. This work employs a dual-residue based inter-stage redundancy scheme to relax residue amplifier specifications (and enable high-speed operation at 0.85V supply) in a two-step ADC. Comparator offset calibration is implemented through body biasing...
Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps∼1.4ps resolution and 11ps∼22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly linear TDC is realized. To avoid the manual tuning,...
In this paper, a new broadband low noise amplifier (LNA) is proposed. The LNA utilizes a composite NMOS/PMOS cross-coupled transistor pair and a difference amplifier to in-crease the linearity while reducing the noise figure. The introduced approach provides partial cancellation of distortion and noise generated by the input transistors, hence, degrading the overall distortion. The LNA is implemented...
A highly linear bridge-based constant voltage and constant current ISFET pH sensor readout circuit is proposed. In this scheme, a compact and low power pH sensor readout circuit is realized by using only one opamp and three MOSFETs without degrading the accuracy. The proposed circuit is implemented using standard CMOS 0.18 μm technology that shows chemical sensitivity of −37mV/pH, power consumption...
This paper presents a static non-linearity correction technique exemplary applied on a 10-bit source series terminated digital-to-analog converter (DAC) implemented in 180 nm CMOS. The proposed technique proves for the first time, that an undesired power supply and package resistance can be turned into a benefit by canceling non-linearity effects introduced by the MOSFET switches within the source...
Gradient errors in device arrays cause mismatch between device parameters, which in turn degrade linearity performance of data converters realized with these arrays. A practical “outputs averaging” technique for string DACs is presented to release complex routing problems in gradient reduction patterns. An N-bit string is divided into multiple substrings and the substrings' outputs are averaged to...
In conventional design of Nauta transconductor, the limitation of output voltage swing is usually the price for very high DC-gain due to inevitable non-linear effects in the transconductor. Nevertheless, a new design of Nauta transconductor in sub-micron CMOS technology with digitally-controlled transconductance may bring along opportunities to adjust the intrinsic gain of Nauta transconductor which,...
In this paper, the minimum total required transconductance for the different architectures of the pipelined ADC are computed. This helps the pipelined ADC designers to find the most power-efficient architecture between different topologies based on the same input-referred thermal noise. It is shown that the Algorithmic-Pipelined ADC requires a simpler Sub-ADC and shows lower sensitivity to the Multiplying...
A novel delta-sigma (Δ — Σ) modulation method is proposed for extending noise-shaping to two dimensions: space and time. The goal is to improve the noise figure (NF) and linearity of low noise amplifiers (LNAs) for use in microwave and mm-wave antenna arrays. We show that a spatially-oversampled antenna array coupled to an N-port noise-shaped LNA can diminish in-band additive noise and distortion...
This paper presents a new switched capacitor based ring quantizer circuit. The circuit is inspired from a ring amplifier with some important modifications to enable time based quantization instead of amplification. The proposed quantizer which is a natural extension of the ring amplifier can be employed as a multi bit quantizer in pipelined analogue-to-digital converter and delta-sigma-modulators...
Spin transfer torque oscillators (STOs) based on magnetic tunnel junction (MTJ) devices are emerging as a possible replacement for complementary metal-oxide semiconductors for radio-frequency (RF) signal generation. Advantages include low power consumption, small device area, and large frequency tunability. But such a single device cannot achieve the necessary noise performance for RF applications...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.