The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a Johnson-encoded Reconfigurable Synchronous/Bi-Synchronous (RSBS) FIFO is proposed which can adapt its operation to either synchronous or bi-synchronous mode. The proposed FIFO which can be used to interface modules in Voltage/Frequency Islands (VFI) based Networks-on-chip, is capable of alleviating the excessive energy consumption and high performance overhead of the conventional...
This paper describes a method of digital audio public address (PA) system based on Ethernet. The main framework of the system is proposed and the core techniques are analyzed. The hardware design of network audio devices and software design are described in details in this paper. CYCLONE II EP2C5FA484 programmable FPGA chip and audio codec VS1003 are proposed in the network audio terminal design,...
A decentralized controller for the synchronization of two remote parallel voltage source inverters used to supply train auxiliaries is presented. A modular hybrid dynamic model of the entire power electronic apparatus is constructed; possible unbalanced line and load impedances are also considered. The power sharing between the converters is obtained by designing a droop controller based on local...
This paper presents a method to match the clock frequency in multi-rate systems by extracting the SYNC clock. This method is applicable to all multi-rate hierarchical master-slave systems and synchronous digital hierarchy (SDH) networks in which master and slave are designed to work at different clock frequencies. Using the presented method, any system can be added to the network whose clock frequency...
In the standard protocol IEEE 802.15.4 for Wireless Sensor Network (WSN), the moving nodes experience difficulty in maintaining the connectivity within the network because of the low range and low power. The nodes easily lose their synchronization and connectivity in the beacon-enabled mode when they move from one coordinator to another. The connectivity maintenance introduced in the standard protocol...
A distributed sensor/actuator network for control and monitoring of large-scale structures like the CERN Large Hadron Collider is a challenging problem. Currently, no fieldbus equivalent communication system can provide high accuracy (<1 ns) clock synchronization including very low jitter (<100 ps). Since these values are required for the control of such sites (links up to 10 km) a new layer...
In distributed file systems, a need may arise for relocation of the file system to a different server. This is one of the fundamental mechanisms for ensuring file service availability for the geographically distributed clients. However, migration or replication in many such systems requires that the client or client side daemons take active measures for accessing the alternate servers, thus compromising...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.