The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The purpose of this article is to introduce the achievements reached with the Mojette Transform in recent years within our workgroup including from the simple description of the Mojette Transform and the Inverse Mojette Transform which originates form France to a theory of real time application. We introduced the benefits of the transform through its implementation in .Net environment. Describing...
Subpixel-based down-sampling is a method that can potentially improve the apparent resolution of a down-scaled image by controlling individual subpixels rather than pixels. However, the increased luminance resolution often comes at the price of chrominance distortion. A major challenge is to suppress color fringing artifacts while maintaining sharpness. In [1], we proposed a novel human visual quality...
This paper presents a new algorithm for improving the qualities of edge in halftone image. The algorithm is designed to diminish discontinuous and jaggy artifact on edges of halftone image without original image data. And our proposed algorithm does not depend on the special halftoning scheme since no inverse halftoning is included. It provides a possible way of low-cost processing directly on the...
A new photo retrieval system for mobile devices is proposed. The system can be used to search for photos with similar spatial layouts efficiently, and it adopts an image segmentation algorithm that extracts features of image regions based on K-Means clustering. Since K-Means is computationally intensive for real-time applications and prone to generate clustering results with local optima, parallel...
This paper presents a new method for accurate skin detection. Skin detection techniques are used in various image and video processing applications, such as image categorization, face detection and tracking and, more recently, in selective image enhancement for digital TV products. The proposed method achieves high accuracy using a combination of color information and pseudo-morphological processing,...
This paper proposes an embedded vision system for real-time moving object tracking using modified mean-shift algorithm for mobile robot application. This design of modified mean-shift algorithm fully utilizing the advanced parallelism of Field Programmable Gate Arrays (FPGA) is capable of processing real-time PAL video of 720*576 at 25 fps. This hardware implementation realizes time-consumed color...
Electronic Program Guide (EPG) is a feature where the program schedule of the channel is shown as a blended text over the video of the channel user is viewing. In case of STB the hardware is aware of which channel it is tuned to and so its possible to show EPG information easily. But in India where, still 93% of total TV viewers are watching TV from Radio Frequency fed cable, it becomes a challenge...
Acquisition of consistent multi-camera image data such as for time-slice sequences (widely known by their use as cinematic effects, e.g. in “The Matrix”) is a challenging task, especially when using low-cost image sensors. Many different steps such as camera calibration and color conformation are involved, each of which poses individual problems. We have developed a complete and extendable setup for...
This paper introduces the composition and operating principle of the image test signal generator about HDTV based on CPLD, it explains the logic function design in CPLD and the hardware configuration of this system in detail. The signals produced by this generator accord with the parameter standard of video signal interface about our national High Definition Television. Furthermore, programming with...
The design and the implementation of algorithms on FPGA-based architectures, is a complex task, above all for image processing. Many vision applications (video monitoring, obstacle detection from a vehicle) require real time performance. This paper analyzes only a classical function involved in these applications: pixel characterization by an attribute vector, and pixel classification as belonging...
We propose a novel hardware design for decoding compressed floating-point textures in a graphics processing unit (GPU). Our decoder is based on the NXR texture format, which provides lossy, fixed-rate 6:1 compression for floating-point textures. Our design exploits the constraints of the compressed pixel blocks to produce the correct output using only fixed-point arithmetic. This results in significantly...
This paper presents a novel binary fully adaptable window for incorporating in a stereo matching System-on-Chip (SoC) architecture. This architecture is fully scalable and parameterizable to allow for custom SoC implementations, as well as rapid prototyping on FPGAs. For each window a binary mask window is generated which selects the supporting pixels in the cost aggregation phase of the SAD algorithm...
This paper shows approaches to accelerate pixel-level image fusion speed using graphics hardware. Recently, to improve visibility through maximization of information collected through development of various sensors and improvement of sensing technology, the importance of not only development of new fusion algorithm but speed of fusion process is increasing. Though specialized fusion boards for real...
In spite of graphics hardware advancements, graphics memory is still a scarce resource for usual applications. Besides, for most raster-based applications, the available bandwidth is one important limiting factor for increasing performance in the system. Texture compression addresses both of these problems. We introduce a new technique for compression of textures synthesized from samples. The compressed...
Due to the thirst for bandwidth resource and the limitation of device size, mobile GPUs face more challenges than their desktop counterparts do when seeking realistic visual quality. To alleviate the severely restricted situation mobile GPUs in, we propose a new universal buffer compression method to handle both color and depth data with the same hardware unit. While the previous state-of-the-arts...
In order to increase coding efficiency, a perception-aware H.264/AVC encoder is proposed in this paper. With a different perception models for intra-frames and inter-frames, the initial quantization parameter (QP) is perceptually adjusted to remove perceptual redundancy. Moreover, the associated hardware architectures of the whole encoder and the perception analysis engine are also proposed with hardware...
A case study describing the influence of TFT LCD graphics on automotive radiated emissions testing and its impact to the FM band receiver. The underlying root-cause of the EMI issue is determined using a novel technique that decodes the display's graphics into the transmitted RGB data and predicts the data's impact to radiated emissions. The countermeasure implemented to resolve the issue is equally...
This paper proposes a novel hardware structure and FPGA implementation method for real-time detection of multiple human faces with robustness against illumination variations and Rotated faces. These are designed to greatly improve face detection in various environments, using the Adaboost learning algorithm and MCT techniques, Rotation Transformation, which is robust against variable illumination...
This paper presents a hardware architecture for increased performance of color classification. In our architecture, color classification, based on an AdaBoost algorithm, identifies a pixel as having the color of interest or not. We designed the proposed architecture using Verilog HDL and implemented the design in a Xilinx Virtex-5 FPGA. The architecture for color classification can have 598 times...
This paper presents the implementation of a face detection algorithm on FPGA for an eye mouse control system. An improved algorithm of skin color module and binary image projection is used to ensure real-time detection. The system is based on a hardware/software co-design, which consists of a dedicated hardware accelerator that solves the parts of the algorithm with higher computational cost and an...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.