The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, an innovative camera synchronization technique is presented, enabling the combination of two 1 mm $\times 1$ mm sized cameras to produce a real-time 3-D image. The technique developed and implemented on an FPGA platform with an USB3 interface, allows minimal error synchronization of up to an eight individual self-timed cameras. Typically, a small self-timed camera modules do not allow...
Environmental monitoring, specifically when dealing with large mammal inventories, require high resolution digital still images. With high resolution pictures a more detailed analysis of the animals can be achieved. To fulfill this requirement a trap camera with a 5 MP resolution was developed. The trap camera is part of the TAPIRnet initiative goals, which are to develop a wireless image sensor network...
Achieving a minimal latency within augmented reality (AR) systems is one of the most important factors to achieve a convincing visual impression. It is even more crucial for non-video augmentations such as dynamic projection mappings because in that case the superimposed imagery has to exactly match the dynamic real surface, which obviously cannot be directly influenced or delayed in its movement...
This paper is motivated by work on a real-time Android navigation system using accelerometer, gyroscope, and camera data. We observed that our attempts at combining data from these different sensors yielded time series with jitter, i.e., inaccurate timestamps, that negatively affected program correctness and reliability. Thus, the aim of this paper is to help Android developers anticipate, assess,...
This paper presents GIMME2, an embedded stereovision system, designed to be compact, power efficient, cost effective, and high performing in the area of image processing. GIMME2 features two 10 megapixel image sensors and a Xilinx Zynq, which combines FPGA-fabric with a dual-core ARM CPU on a single chip. This enables GIMME2 to process video-rate megapixel image streams at real-time, exploiting the...
Image recognition systems implement a number of processing stages: preprocessing, segmentation and classification. In camera based video processing chains, usually several frame delays are incurred between the moment of capture and the actual availability of the classification results. Hardware architectures for stream based video processing have already been widely employed. In this paper, a new...
In order to solve the problem that Camera Link standard interface used by the current industrial camera and image acquisition card could be realized only by making use of special integrated circuit, field programmable gate array (FPGA ) of Virtex5 series—the latest product of Xilinx was used, and at the same time very high speed integrated circuits hardware description language (VHDL) programming...
This paper presents a real-time trinocular disparity processor. The core module performs a pairwise segmented window matching for both the center-right and center-left image pair as their scaled down image pairs. The resulting cost functions are combined which results into nine different curves. A hierarchical classifier is presented which selects the most promising disparity value using information...
This paper presents a real-time Multi-Object-Tracker implemented on a Field Programmable Gate Array (FPGA). This system is able to track three objects simultaneously using different algorithms to get the best result. Each algorithm has its own field of application and the user can decide which algorithm is used for individual objects. Using the dynamic, partial reconfiguration capability of Xilinx...
Computer architectures for advanced driver assistance systems have become increasingly important in the automotive industry. They target safety-critical applications, which process large amounts of incoming sensor data. This is especially the case for image processing applications, which must handle several uncompressed image streams from multiple cameras. As one possible target architecture, FPGAs...
As camera sensor technology has advanced, image sizes have grown and the methods employed to process imagery have become more advanced and complex. For infrared (IR) imaging systems, more processing is typically required than in electro-optical (EO) systems in order to adjust the data so that it is visibly more meaningful or to preserve details that may be lost in compression. JPEG and JPEG2000 typically...
This paper presents a high-speed video transfer scheme and a real-time infrared spots detection algorithm designed for field programmable gate array (FPGA) implementation. Rather than IEEE 1394a, two IEEE 1394b interfaces are alternatively used to ensure high-resolution image transfer in real time. In order to execute fast infrared spots detection, a parallel algorithm that processes four pixels per...
A low-cost fully digital FPGA-based high count-rate coincidence system has been developed for TOF (Time of Flight) and non-TOF PET cameras. Using a hybrid of AND-logic and Time-mark technology produced both excellent timing resolution and high processing speed. In this hybrid architecture, every gamma event was synchronized by a 125 MHz system clock and generating a trigger associated with a time-mark...
In order to acquire high speed real-time astronomical image data and recognize the object planets, a kind of system based on FPGA and PCI bus is presented. In this system, logic design including Camera Link data interface, digital image data capture and data transmission to PC through PCI bus is completed in FPGA (Xilinx Virtex 4); and the final results can be verified in PC. The system can collect...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.