The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A novel positive to negative voltage converter and a novel LDO regulator are proposed in this paper. Compared with the conventional voltage converter, the proposed one has a higher efficiency for a certain process. The novel negative voltage LDO circuit has a good temperature characteristic with a simple and chip-saving control circuit. The proposed whole circuit is verified with simulation in CSMC...
Threshold voltage cancellation (Vt cancellation) scheme is applied to cancel the threshold drop associated with the diode-connected device and improve charge pump performance. Applying this scheme depends on generating control signals from the next stage so it cannot be applied on the output stage. In this paper Vt cancellation is applied for the output stage of modified Pelliconi pump. This is done...
A charge pump with power-on reset (POR) circuit is presented. The proposed circuit generates reset signal during supply voltage rising. It uses common capacitor, voltage follower, and current source to make POR signal and later on as usual charge pump. So, it saves the chip area and ensures initial charging of capacitor. Furthermore, the proposed circuit guarantees that reset signal appears when supply...
A 4-phase cross-coupled charge pump with charge sharing clock scheme is proposed in this paper. Four phase clock is utilized to prevent the reverse leakage current. A charge sharing clock control circuit is constructed, and the consumption in charging or discharging the bottom plate parasitic capacitance of the boost capacitors is reduced by half. The proposed charge pump is overstress free and compatible...
A switched capacitor charge pump applicable to phase change memory(PCM) is presented, which can provide a extra low ripple DC output of 5V with a maximum load condition of 10mA. For low output ripple and high power effiency, a novel operation mode is used. Compared with the conventional switched capacitor charge pump, the flying capacitor of the proposed charge pump is charged to Vo-VDD instead of...
A charge sharing clock scheme is proposed to feed a 5-stage double charge pump circuit. By reusing the charges in charging or discharging the parasitic capacitance during the pumping process, dynamic power loss is able to be reduced by nearly a half. Under 1V supply, simulation results show a maximum 10% efficiency increase, and the ripple noise is also reduced by a half comparing to the conventional...
A novel switched-capacitor inverter is proposed. The proposed inverter outputs larger voltage than the input voltage by switched capacitors in series and in parallel. The maximum output voltage is decided by the number of the capacitors. The proposed inverter, which does not need any inductors, can be smaller than a conventional unit which consists of a boost converter and an inverter. Its output...
This paper presents a theoretical study on clock control strategy of four-phase Dickson charge pump for improving the power efficiency. Optimized clock control signals attains better power efficiency when compare the conventional designs. Simulation results based on the 0.25 mum CMOS technology are presented to validate the analysis.
In this paper, a regulated dual phase charge pump with switched-capacitor voltage reference is presented. This charge pump uses a dual phase technique to reduce the output ripple and combines the switch-capacitor CMOS voltage reference to diminish the chip area and quiescent current. This charge pump provides output voltage 5 V and maximum load current 5 mA with the constant frequency regulation....
A delay-locked loop of multi-band selector with wide-locking range and low power dissipation is presented. The architecture of the proposed delay-locked loop consists of phase frequency detector, charge pump, band selector, multi-control delay line, and start-up circuit. The multi-band selector is used to extend operation frequency of delay-locked loop by switching the multi-control delay line. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.