Search results for: Daniele Baldi

Items from 1 to 12 out of 12 results

article

Demonstration of a Partially Integrated Silicon Photonics ONU in a Self-Coherent Reflective FDMA PON

Stefano Straullu, Paolo Savio, Giuseppe Franco, Roberto Gaudino, more

Journal of Lightwave Technology > 2017 > 35 > 7 > 1307 - 1312

We report about the final results of the FABULOUS European project, demonstrating the feasibility of real-time Ethernet transmission on a self-coherent reflective passive optical network, using an optical network unit (ONU) whose main optical functions are performed by a silicon-photonics device; 500 Mbps per user with a power budget of 24 dB in offline processing and 21 dB in real time is shown...

article

Insights Into Silicon Photonics Mach–Zehnder-Based Optical Transmitter Architectures

Enrico Temporiti, Andrea Ghilioni, Gabriele Minoia, Piero Orlandi, more

IEEE Journal of Solid-State Circuits > 2016 > 51 > 12 > 3178 - 3191

Mach–Zehnder-based modulator architectures lend themselves to the realization of high-data-rate Silicon Photonics transmitters. In this work the challenges set by the integration of such devices on silicon are analyzed in depth. The two main alternative electronic driver architectures, namely multistage and travelling wave, are compared with focus to power efficiency. This is, in fact, a key parameter...

article

Transmitter Made up of a Silicon Photonic IC and its Flip-Chipped CMOS IC Driver Targeting Implementation in FDMA-PON

Sylvie Menezo, Enrico Temporiti, Junsu Lee, Olivier Dubray, more

Journal of Lightwave Technology > 2016 > 34 > 10 > 2391 - 2397

We report on the design, fabrication, and characterization of a reflective transmitter targeting implementation in passive optical networks (PON) with frequency division multiplexed access (FDMA). It is made up of a Silicon photonic integrated circuit (Si-PIC) comprising a reflective Mach Zehnder modulator and its flip-chipped CMOS electronic integrated circuit driver, the two ICs being interconnected...

chapter

A 25Gb/s 3D-integrated silicon photonics receiver in 65nm CMOS and PIC25G for 100GbE optical links

Dan Li, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

2016 IEEE International Symposium on Circuits and Systems (ISCAS) > 2334 - 2337

2016 IEEE International Symposium on Circuits and Systems (ISCAS)

A 25Gb/s silicon photonics receiver comprising an Electronic Integrated Circuit and a Photonic Integrated Circuit fabricated in 65nm CMOS and in PIC25G technologies respectively is presented. The two chips are 3D-integrated using copper pillars. The front-end amplifier introduces low-noise techniques, realizing record-low input-referred noise current of 0.91pArms, leading to the highest sensitivity...

chapter

A fully packaged 25 Gbps/channel WDM photoreceiver module based on a Silicon Photonic Integrated Circuit and a flip-chipped CMOS quad transimpedance amplifier

Stephane Bernabe, Benoit Charbonnier, Benjamin Blampey, Stephane Malhouitre, more

2016 IEEE Optical Interconnects Conference (OI) > 4 - 5

2016 IEEE Optical Interconnects Conference (OI)

Growing demand for bandwidth in Datacom optical links and High Performance Computers (HPC) has recently led to new optoelectronic modules based on Silicon Photonics Integrated Circuits [1]. One of the intrinsic capabilities of this technology is its scalability in terms of aggregated data rate, due to the possibility of combining Space Division Multiplexing, Wavelength Division Multiplexing, and the...

chapter

23.4 A 56Gb/s 300mW silicon-photonics transmitter in 3D-integrated PIC25G and 55nm BiCMOS technologies

Enrico Temporiti, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

2016 IEEE International Solid-State Circuits Conference (ISSCC) > 404 - 405

2016 IEEE International Solid-State Circuits Conference (ISSCC)

The ever-increasing data center IP traffic, up to 8.6 zettabytes per year by 2018 with nearly 3× growth since 2013 [1], requires power-efficient high-speed interconnects. Next generation optical interfaces will adopt 50Gbaud signaling [2], and minimizing power consumption is key to enable the use of small form-factor optical modules for electro-optical conversion. In this perspective, silicon photonics...

chapter

22.9 A 1310nm 3D-integrated silicon photonics Mach-Zehnder-based transmitter with 275mW multistage CMOS driver achieving 6dB extinction ratio at 25Gb/s

Marco Cignoli, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers > 1 - 3

2015 IEEE International Solid- State Circuits Conference - (ISSCC)

Data centers and high-performance computing markets are growing at a fast pace, mandating power-efficient and cost-effective high-speed interconnects [1], tackling the large attenuation and crosstalk problems of metal interconnects and allowing higher miniaturization than hybrid photonics. The emerging silicon photonics technology lends itself to low cost short- and medium-reach optical communications...

chapter

A 3D-integrated 25Gbps silicon photonics receiver in PIC25G and 65nm CMOS technologies

Enrico Temporiti, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) > 131 - 134

ESSCIRC 2014 - 40th European Solid State Circuits Conference

Silicon photonics platforms are emerging as attractive solutions for low power and cost effective short/medium-reach optical interconnects. To overcome the intrinsic limitations of monolithically integrated photonics with electronics, STMicroelectronics has developed a 3D-compatible silicon photonics platform that implements in the FEOL only optical devices. Photonics Integrated Circuits are made...

article

A Low-Noise Design Technique for High-Speed CMOS Optical Receivers

Dan Li, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

IEEE Journal of Solid-State Circuits > 2014 > 49 > 6 > 1437 - 1447

A careful comparison between alternative topologies to realize low-noise wideband TIAs is carried out in this work. In order to break the tradeoff between noise and bandwidth, the proposed front-end uses two stages, i.e. a low-noise narrowband transimpedance interface followed by an equalizer aimed at restoring the required bandwidth. The technique is especially effective for white noise components...

chapter

A 25Gb/s low noise 65nm CMOS receiver tailored to 100GBASE-LR4

Dan Li, Gabriele Minoia, Matteo Repossi, Daniele Baldi, more

2012 Proceedings of the ESSCIRC (ESSCIRC) > 221 - 224

ESSCIRC 2012 - 38th European Solid State Circuits Conference

Shunt-feedback TIAs suffer from a trade-off between noise and bandwidth. In this work we propose a two stage 25Gb/s front-end, made of a low noise narrow-band TIA followed by an equalizer aimed at restoring the required bandwidth, providing a 4x noise power reduction compared to a traditional design approach. A 65nm receiver cascading the proposed front-end, the limiting amplifier and a buffer, tailored...

article

Insights Into Wideband Fractional ADPLLs: Modeling and Calibration of Nonlinearity Induced Fractional Spurs

Colin Weltin-Wu, Enrico Temporiti, Marco Cusmai, Daniele Baldi, more

IEEE Transactions on Circuits and Systems I: Regular Papers > 2010 > 57 > 9 > 2259 - 2268

As technology pushes deeper into the nanoscale, the difficulty in developing high-performance analog functions has driven an explosion in digitally intensive architectures to replace them. Commonalities among these new architectures include a paradigm shift toward temporal versus voltage encoding of analog signals, and the extensive use of digital calibration. In particular, recent developments in...

article

A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation

Enrico Temporiti, Colin Weltin-Wu, Daniele Baldi, Marco Cusmai, more

IEEE Journal of Solid-State Circuits > 2010 > 45 > 12 > 2723 - 2736

Nonlinearities in the time-to-digital converter (TDC) are a significant source of fractional spurs in a divider-less fractional-N ADPLL. Using an abstract model for the TDC, this paper presents a dithering method which is mathematically shown to suppress fractional tones, in conjunction with a feedforward dither cancellation technique which suppresses dither-induced phase noise. A mostly-digital calibration...

Filter options

Publication date

Set your own date range

Publication type

article (6)
book (6)

Keywords

SILICON PHOTONICS (6)
CMOS INTEGRATED CIRCUITS (5)
BANDWIDTH (4)
OPTICAL TRANSMITTERS (4)
ERBIUM (3)
3D INTEGRATION (2)
CALIBRATION (2)
CMOS DIGITAL INTEGRATED CIRCUITS (2)
DELAY (2)
DELAYS (2)
DIGITAL PHASE LOCKED LOOPS (2)
EQUALIZERS (2)
FREQUENCY SYNTHESIZER (2)
FREQUENCY SYNTHESIZERS (2)
HIGH-SPEED OPTICAL TECHNIQUES (2)
NOISE (2)
OPTICAL MODULATION (2)
OPTICAL NETWORK UNITS (2)
OPTICAL RECEIVER (2)
OPTICAL RECEIVERS (2)
PASSIVE OPTICAL NETWORKS (2)
PHASE LOCKED LOOPS (2)
PHASE NOISE (2)
SENSITIVITY (2)
SIZE 65 NM (2)
SPURIOUS TONES (2)
3D STACKING (1)
ADPLL (1)
ALL-DIGITAL PHASE-LOCKED LOOP (ADPLL) (1)
ALL-DIGITAL PHASE-LOCKED-LOOP (1)
ANALOG FUNCTIONS (1)
ANALOG SIGNAL (1)
ANALOGUE-DIGITAL CONVERSION (1)
BICMOS ANALOG CIRCUITS (1)
BICMOS INTEGRATED CIRCUITS (1)
CAPACITANCE (1)
CMOS ANALOG CIRCUITS (1)
CMOS ELECTRONICS (1)
CMOS TECHNOLOGY (1)
COMPENSATION (1)
COMPUTATIONAL MODELING (1)
COPPER PILLARS (1)
CURRENT REUSE (1)
DIGITAL CALIBRATION (1)
DIGITAL CMOS (1)
DIGITAL CMOS PROTOTYPE (1)
DITHER (1)
DITHER-INDUCED PHASE NOISE SUPPRESSION (1)
DIVIDER-LESS FRACTIONAL-N ADPLL (1)
ELECTRO-OPTICAL MODULATION (1)
EQUALIZATION (1)
FARADAY ROTATOR MIRROR EFFECT (1)
FDM/FDMA (1)
FEEDFORWARD (1)
FEEDFORWARD COMPENSATION (1)
FEEDFORWARD DITHER CANCELLATION TECHNIQUE (1)
FIELD EFFECT MMIC (1)
FRACTIONAL SPUR AMPLITUDE (1)
FRACTIONAL SPUR FREQUENCY (1)
FRACTIONAL SPUR SUPPRESSION (1)
FRACTIONAL TONE (1)
FRACTIONAL- $N$ (1)
FRACTIONAL-N (1)
FRACTIONAL-N ALL-DIGITAL PHASE-LOCKED LOOPS (1)
FREQUENCY 3 GHZ (1)
FREQUENCY 3.5 GHZ (1)
GAIN (1)
GE-PD (1)
GSM (1)
INPUT-REFERRED NOISE (1)
INTEGRATED OPTICS (1)
INTERFERENCE SUPPRESSION (1)
LIMITING AMPLIFIER (1)
MICRO-PILLARS (1)
MZM, QAM MODULATION (1)
OPTICAL ATTENUATORS (1)
OPTICAL BUFFERING (1)
OPTICAL FIBER AMPLIFIERS (1)
OPTICAL FIBER COMMUNICATION (1)
OPTICAL FIBERS (1)
OPTICAL REFLECTION (1)
OPTICAL RING RESONATORS (1)
OUTPUT BUFFER (1)
PASSIVE OPTICAL NETWORK (1)
PHASE MODULATION (1)
PHASE-LOCKED LOOP (PLL) (1)
PHASE-LOCKED-LOOP (PLL) (1)
PIC (1)
PON (1)
POWER DEMAND (1)
POWER-EFFICIENT HIGH-SPEED INTERCONNECT (1)
PROTOTYPE SYNTHESIZER (1)
RADIATION DETECTORS (1)
RADIO FREQUENCY (1)
RECEIVERS (1)
REFLECTIVE MODULATION (1)
REFLECTIVE MZM (1)
SELF-COHERENT DETECTION (1)
SHUNT-FEEDBACK (1)
SYNTHESIZERS (1)
more

INFONA - science communication portal

Search results for: Daniele Baldi

Add recipient

Sending message cancelled

Are you sure you want to cancel sending this message?

Send message

Filter options

Publication date

Date range setting

Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.

Publication type

Keywords

Journal

Reporting an error / abuse

Sending the report failed

Accessibility options