The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In the past several decades on-chip dimensions have scaled over 2000X, while dimensions on printed circuit board have scaled 4-5X. This modest scaling of packaging dimensions has severely limited system scaling. To address this, we have proposed a disruptive package-free integration scheme. We replace the traditional organic printed circuit board (PCB) with silicon interconnect fabric (SiIF) and replace...
The scaling of package and circuit board dimensions is central to heterogeneous system integration. We describe our solderless direct metal-to-metal low pressure ( 20 MPa. The combined reduction of dielet interconnect pitch, dielet-to-dielet spacing and trace pitch will enable a Moore's law for packaging.
We have developed a novel fan-out wafer level packaging (FOWLP) technology for high-performance and scalable flexible and biocompatible substrates that we call FlexTrate (TM). We demonstrate the technology with the assembly of 1-mm-sqaure 625 (25 by 25) Si dielets on a biocompatible Polydimethylsiloxane (PDMS). By using the new FOWLP technology, die-die interconnects with a pitch of 10 mm or less...
In this paper, we describe the performance and power benefits of our Fine Pitch integration scheme on a Silicon Interconnect Fabric (Si IF). Here we propose a Simple Universal Parallel intERface (SuperCHIPS) protocol enabled by fine pitch dielet to interconnect fabric assembly. We show the dramatic improvements in bandwidth, latency, and power are achievable through our integration scheme where small...
In this paper, we propose a non-volatile stochastic computing (SC) scheme using voltage-controlled magnetic tunnel junction (VC-MTJ) and negative differential resistance (NDR). The proposed design includes a VC-MTJ based true stochastic bit stream generator and VC-MTJ and NDR based stochastic adder, multiplier, register, which are experimentally demonstrated using 60nm VC-MTJ and CMOS NDR connected...
In this paper, a new design for dynamic key based stream cipher is proposed for the hardware cryptographic applications such as data transmission and information security. Unlike the static key based existing stream ciphers, the novelty of this proposed stream cipher is based on dynamic key, generated by Toeplitz hash function which is used as a key for RC4 stream cipher. Further, this key is used...
Hardware efficient stream ciphers and hash functions are widely used in cryptographic applications. The one-wayness and low hardware complexity of hash function make it a good candidate for authentication operation of crypto-systems. On the other hand, stream ciphers are being widely used in the domain of cryptology. Generally, these stream ciphers use static key stream for the crypto process. In...
Tackling the digital divide has become one of the main goals of many governments around the world, and a main target for the European Commission. Fibre-to-the-premises (FTTP) is the only access technology that has the potential to totally eliminate the digital divide since, within access distances, fibre capacity can be considered distance independent. In practice, however the higher cost means that...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.