The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a high-precision, low temperature coefficient (TC) CMOS bandgap reference for high-performance multi-channel ADC working under wide temperature range. A piecewise curvature compensation technique is proposed to extend its operating temperature range and keep its low temperature coefficient. A ß-compensation technique is used to cancel the PTAT and non-PTAT spread of the output...
A low-noise high-linearity switched capacitor interface implemented in a 0.35$\mu \text {m}$ 3.3 V/15 V CMOS process is presented in this paper for a ±50g capacitive micro-accelerometer. The sensing element is enclosed in an optimized closed loop with proportional-integral compensation, improving the linearity significantly. In order to suppress the flicker noise of the front-end at the lowest cost,...
This paper presents a digital dimming control circuit used in a light-emitting diode (LED) driver, allowing it to dim multiple LED strings with only two input ports which receive serial data accompanied with synchronous clock. A multiplexing technique is used to simplify the control circuit, using one DAC to transfer all the dimming messages for each string, and a real-time refresh technique is used...
This paper presents a new structure of column-level successive approximation register (SAR) analogue-to-digital converter (ADC) for Infrared Focal Plane Array. In this design, each column has a capacitance array and each comparator and SAR logic block are shared by 8 columns. By using this shared structure, we achieved smaller silicon area, lower power dissipation and lower noise. And shared structure...
This paper proposes a current-mode bandgap reference which employs a novel “coarse” voltage replication to offset the 2nd-order curvature due to base-emitter voltage of the BJT. The coarse replication is based on a process insensitive transcendental equation which regulates the independent CTAT current. The bandgap reference which will be implemented in 0.35µm CMOS process has a low operating current...
A switched capacitor interface is presented in this paper for a ±50g capacitive micro-accelerometer. In order to suppress the flicker noise of the frontend, a switched capacitor proportional-integral controller combined with a charge sensitive amplifier using correlated double sampling is proposed. The controller has a simple structure with minimized number of switches and cancels the offset of both...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.