The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.
The design of high performance SRAM in scaled technology nodes has become challenging due to an increase in both variation and leakage. The sense amplifier is one component that is particularly sensitive to threshold voltage variation due to its symmetrical design. Reducing the intrinsic input-referred offset of the sense amp reduces the bitline development time, which improves both energy and delay...
This paper investigates the use of extremely low threshold voltage (VTh) for the select transistor in STT-RAM cell. While doing so intuitively improves its write margin, the extra current can also result in an MTJ oxide breakdown in the selected cell, as well as higher leakage current in an unselected cell inducing a false write in it. We thus propose an all-digital write driver to bias the selected...
In this paper, different characteristics of SRAM cells based on 5 nm underlapped FinFET technology are studied. For the cell structures, which make use of P type access transistors and pre-discharging bitlines to “0” during the read operation, the read current and write margin (WM) are improved. In addition, 8T structures with less underlap for write access transistors are suggested. These structures...
On-chip memory is one of the most energy consuming components in processors. Aggressive voltage scaling to the sub-/near-threshold region is thus applied even to the memory used for ultra-low power applications. In this paper, an energy-efficient cell-based memory structure which is stably working with a near-threshold operating voltage is proposed. The circuit simulation using a commercial 28-nm...
Recently, numerous techniques have been proposed so that the temperature distribution of a chip can be managed dynamically during its operation, and these dynamic thermal management (DTM) schemes rely on on-chip thermal sensors in order to get the accurate temperature information. The challenging question is how to allocate a proper number of sensors on a die in order to get the accurate thermal information...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.