The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The currently used hardware validation architectures for Application Specific Integrated Circuits intended for automotive Engine Control Unit development are reviewed and a new architecture is proposed. An alternative to hardware validation by different simulation architectures is proposed and analyzed.
The MIL-STD-1553B standard specifies a bidirectional data bus that has been used in defense and aerospace industry in a vast number of systems. However, its use for simulation and development environments might lead to unnecessary restriction on the design and usability due to the high cost incurred for hardware and harness procurement. Since Ethernet networks are nowadays extensible present in simulation...
Software-Defined Networks (SDN) rely on flow tables to forward packets from different flows with different policies. To speed up packet forwarding, the rules in the flow table should reside in the forwarding plane as much as possible to reduce the chances of consulting the SDN controller, which is a slow process. The rules are usually cached in the forwarding plane with a Ternary Content Addressable...
Continuous demand for higher performance is adding more pressure on hardware designers to provide faster machines with low energy consumption. Recent technological advancements allow placing a group of silicon dies on top of a conventional interposer (silicon layer), which provides space to integrate logic and interconnection resources to manage active processing cores. However, such large resource...
Datacenter networks are becoming crucial foundations for our information technology based society. However, commercial datacenter infrastructure is often unavailable to researchers for conducting experiments. In this work, we therefore elaborate on the possibility of combining commercial hardware and simulation to illustrate the scalability and performance of datacenter networks. We simulate a Datacenter...
The system architecture of a network system is of fundamental importance to the performance of computer networks. However, evaluating different architectural and algorithmic choices of network systems is usually difficult. This poster presents NetSysSim, a network system simulator implemented in SystemC. NetSysSim provides a hierarchical framework of different levels of abstraction. With SystemC's...
Designers of complex SoCs have to face the issue of tuning their design to achieve low power consumption without compromising performance. A set of complementary techniques at hardware level are able to reduce power consumption but most of these techniques impact system performance and behavior. At register transfer level, low power design flows are available. Unfortunately, equivalent design flows...
The dedicated short-range communication (DSRC) plays important role in modern intelligent transportation system. The DSRC standards generally adopt FM0 and Manchester encoding technique to reach dc balance and enhance the signal reliability. Same properties are possessed by Miller and inverted Manchester encoding. Therefore, this two techniques can be added in existing FM0/Manchester encoding module...
The paper presents the design of a MAC unit that is based on the Vedic Square and its application, for the processing of equations that solely contain square terms. The use of Vedic Square as a replacement of the multiplier helps in reduction of area. In this paper, the Vedic Square is compared to the Vedic multiplier; both are based on the UrdhvaTiryagbhya sutra of Vedic mathematics. Duplex property...
The Discrete Cosine Transform (DCT) is the most widely used transform for image compression. The DCT approximation or the Binary Discrete Transform (BinDCT) [1] has shown to be a promising alternative to the DCT for its implementation simplicity, close performance and compatibility to the DCT. In this paper, we aim to present efficient VLSI architectures with a low BinDCT complexity implementation...
Finding a perfect Embedded Engineer in India is really a challenge for private organizations. Lack of practical experience and real time exposure let the companies to think about a Fresher. As of advancement in the technology the academic regulations should also be updated. Embedded System is a fast and vast emerging field where a lot of employability is required in recent days. In order to update...
Polar codes have emerged as the most favorable channel codes for their unique capacity-achieving property. To date, numerous approaches for efficient decoding of polar codes have been reported. However, these prior efforts focused on design of polar decoders via deterministic computation, while the behavior of stochastic polar decoder, which can have potential advantages such as low complexity and...
This paper presents a survey on model-driven design and validation approaches for distributed automation and control systems with essentially decentralized logic. Driven by the goals of flexibility and performance improvement, researchers have explored several approaches to distributed systems design, including multiagent systems, middleware, and distributed component architectures. This also results...
Performance requirements play a significant role in the design of large-scale systems, such as enterprise information systems. Systems Modeling Language (SysML), proposed by Object Management Group (OMG) for system engineering, provides for requirements specification, though a verification method for quantitative requirements as performance ones is lacking. In the information systems domain, performance...
Task migration is the transfer of the execution of a process (task) from one processing element to another. It originates from the massive deployment of distributed systems in the parallel computing field to enable dynamic load distribution, fault resilience and to enhance data access locality. With the development of MultiProcessor System-on-Chip (MPSoC) architectures, the topic of task migration...
Thanks to the improvements in semiconductor technologies, extreme-scale systems such as teradevices (i.e., composed by 1000 billion of transistors) will enable systems with 1000+ general purpose cores per chip, probably by 2020. Three major challenges have been identified: programmability, manageable architecture design, and reliability. TERAFLUX is a Future and Emerging Technology (FET) large-scale...
In the paper, the structure of information security system was implemented and to evaluate its performance for the securely data transmit in the network. The Advanced Encryption Standard (AES) with Rijndael algorithm is divided into two major block encryption and decryption which is operated for the iteration and the symmetric password key block cryptography with 128, 196, and 256-bit. The Content...
In this paper we present a cycle-accurate performance analysis method for real-time systems that incorporates the following phases: (a) profiling SW components at high accuracy, (b) modeling the obtained performance measurements in MARTE-compatible models, (c) generation, scheduling analysis and simulation of a system model, (d) analysis of the obtained performance metrics and (e) a subsequent architecture...
Advanced Distribution Automation (ADA) has become a topic of considerable interest in the electric power industry; moreover, for the development of ADA it is necessary to build new methodologies and computational tools to support the distribution networks (DN) simulation with Real Time Hardware in the Loop (RT-HIL) techniques, reducing the design and testing times at low cost. OpenDSS is a free powerful...
The management of multiple systems such as machine tools, vehicles, aircraft, among others, results in a very intense flow of data between the server and embedded systems, using wired and/or radio frequency structures, demanding performance and interest in real time systems. The objective of this study is to propose a low cost scalable architecture for embedded applications, using pools of personal...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.