The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The design space exploration of Networks-on-Chip (NoC) requires tools to evaluate the network performance, tune its parameters and achieve the requirements of the target application. In this context, this paper presents RedScarf, a simulation environment with graphical user interface and a set of tools that automate the design space exploration of NoCs. It presents many resources that make RedScarf...
As the technology scales toward deeper submicron, system-on-chip designs have migrated from fairly simple single processor and memory designs to relatively complicated systems with higher communication requirements. Network-on-chip architectures emerged as promising solutions for future system-on-chip communication architecture designs. However, the switching and routing algorithm design of network-on-chip...
This paper presents ongoing work on the formalism of Cyber-Physical Systems (CPS) simulations. These systems are distributed real-time systems, and their simulations might be distributed or not. In this paper, we propose a model to describe the modular components forming a simulation of a CPS. The main goal is to introduce a model of generic simulation distributed architecture, on which we are able...
The currently used hardware validation architectures for Application Specific Integrated Circuits intended for automotive Engine Control Unit development are reviewed and a new architecture is proposed. An alternative to hardware validation by different simulation architectures is proposed and analyzed.
This paper presents a 28Gbps voltage controlled oscillator (VCO) based clock and data recovery (CDR) with a separate proportional path technology. It employs a quarter rate ternary Bang-Bang phase detector to extract the phase error between the local clock and input data. The circuit designed in a 65nm CMOS process achieves ±1000 ppm lock-in rang, ±6000 ppm tracking range. The simulation results show...
The Internet was designed to support host-oriented services. However, users are typically interested in the content itself rather than the location of the content. As the usage of the Internet for content retrieval is increasing rapidly, some intelligent methods have to be employed in the base stations to provide faster and seamless content delivery. In this paper, we propose a CCN-based fast content...
Next-generation 5G concepts are driving infrastructure providers to enable novel services for network operators, such as Virtual Network Function (VNF) and Network Function Virtualization (NFV). Inside a single infrastructure provider, several solutions are available to satisfy the 5G requirements using Software Defined Networking (SDN). However, emerging industry verticals require geographically-distributed...
As wireless and telecommunicaton infrastructure communications have been integrated into modern vehicle systems (i.e., infotainment systems and vehicle to vehicle systems), the security implications on the relatively unchanged underlying network protocols inside the vehicles are investigated by researchers and industrial experts in the corresponding domain. Some researchers have achieved the investigation...
We present ongoing work on a tool that consists of two parts: (i) A raw micro-level abstract world simulator with an interface to (ii) a 3D game engine, translator of raw abstract simulator data to photorealistic graphics. Part (i) implements a dedicated cellular automata (CA) on reconfigurable hardware (FPGA) and part (ii) interfaces with a deep learning framework for training neural networks. The...
The MIL-STD-1553B standard specifies a bidirectional data bus that has been used in defense and aerospace industry in a vast number of systems. However, its use for simulation and development environments might lead to unnecessary restriction on the design and usability due to the high cost incurred for hardware and harness procurement. Since Ethernet networks are nowadays extensible present in simulation...
Container-based Software-as-a-Service (SaaS) systems are rapidly emerging as a dominate cloud deployment paradigm, as supported via Docker, etc. This has opened new research avenues as lighter-weight containers replace heavier-weight virtual machines (VMs) as atomic cloud deployment units. Advancing such research requires sufficiently rich, container-aware cloud simulation frameworks so as to explore...
Considerable efforts have been expended on the centralised administration of WSNs. However, only very small functions, such as processing, memory, battery unit, and communication ability, can be configured using WSN nodes due to the associated resource restrictions. Moreover, unbalanced cluster construction and unbalanced energy dissipation can reduce network lifespan by a large extent. Therefore,...
This paper deals with the problem of properly simulating the Internet of Things (loT). Simulating an loT allows evaluating strategies that can be employed to deploy smart services over different kinds of territories. However, the heterogeneity of scenarios seriously complicates this task. This imposes the use of sophisticated modeling and simulation techniques. We discuss novel approaches for the...
Cloud computing is increasingly based on geographically distributed data centers interconnected by high performance networks. Application of Software Defined Networking (SDN) is studied as an emerging solution to support dynamic network resource management for distributed data centers (DCs) jointly with extensive use of Network Function Virtualization (NFV). SDN/NFV operation takes advantage of orchestration...
Software-Defined Networks (SDN) rely on flow tables to forward packets from different flows with different policies. To speed up packet forwarding, the rules in the flow table should reside in the forwarding plane as much as possible to reduce the chances of consulting the SDN controller, which is a slow process. The rules are usually cached in the forwarding plane with a Ternary Content Addressable...
Continuous demand for higher performance is adding more pressure on hardware designers to provide faster machines with low energy consumption. Recent technological advancements allow placing a group of silicon dies on top of a conventional interposer (silicon layer), which provides space to integrate logic and interconnection resources to manage active processing cores. However, such large resource...
In this paper, we analyze the variation tolerance of time-shared Twin Memristor Crossbar (TMC) for various inter-correlation and intra-correlation parameters. Here the percentage variation in memristance is increased from 0% to 40%. The statistical analysis performed here indicates the original TMC and the time-shared TMC show almost the same tolerance to memristance variation when the variation of...
The current design drivers for multi-cores, namely performance per watt, scalability and flexibility, make the Networks-on-Chip (NoCs) the de-facto on-chip interconnect. State of the art NoCs can exploit heterogeneous solutions and complex DVFS techniques to fulfill also the variability of the application requirements. Relevant showstoppers to the design of a truly flexible NoC fitting all the possible...
Datacenter networks are becoming crucial foundations for our information technology based society. However, commercial datacenter infrastructure is often unavailable to researchers for conducting experiments. In this work, we therefore elaborate on the possibility of combining commercial hardware and simulation to illustrate the scalability and performance of datacenter networks. We simulate a Datacenter...
In recent years the Fast Fourier Transform is widely used in a number of applications as it is considered to be an efficient algorithm to compute the Discrete Fourier Transform. The process of computing the FFT for large sequence real time data becomes complex and tedious. Hence it is necessary to design a system that can perform the FFT computation of large sequence data with reduced power consumption...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.