The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper introduces the unified equivalent circuit model for modular high voltage(HV) power generation architectures. The HV generation architectures are introduced considering the modularity of key HV components such as transformers or rectifier circuits firstly. An equivalent resister and capacitor circuit network is adopted to model the HV transformer and multi-stage voltage multiplier circuit...
In designing a human-computer interface (interface for short) for a complex work domain, the first question to be answered is what information should be presented on an interface media. The simplest answer is: it depends on tasks to be performed by the human operator. In the past two decades, two methodologies have been developed with a purpose to answer this question, namely Abstraction Hierarchy...
This paper considers a framework of electrical cyber-physical systems (ECPSs) in which each bus and branch in a power grid is equipped with a controller and a sensor. By means of measuring the damages of cyber attacks in terms of cutting off transmission lines, three solution approaches are proposed to assess and deal with the damages caused by faults or cyber attacks. Splitting incident is treated...
A detailed conducted EMI prediction model of the three-stage starter/generator is proposed in this paper to analyze the EMI during the starting procedure. The main generator and exciter high-frequency (HF) models are represented by multistage LRC networks. The traditional low-frequency (LF) models in d-q reference and the corresponding control strategies are combined with the HF models through the...
This paper has the focus to identify the unknown parameters of solar photovoltaic generators in real time, through the application of a new proposed technic. The identification process is discussed with details, about the four steps of identification. In this regard, the first step explain the experimental data acquisition work, to obtain data from real photovoltaic system. For the second step, a...
Annotation — This paper presents a synthesis method for delay time evaluation in the printed circuit boards based on Timed Hard Petri Nets. For the specification and modeling of the delay time evaluation system, Timed Synchronous Petri Nets (TSPN) are used. The transition to the hardware description of the system is achieved by translating the TSPN into Timed Hard Petri Net (THPN). The implementation...
Due to with the actuality of the task of interconnection of non-synchronously operating alternating current energy systems, an experimental comparison of the interconnection devices models, which implement various methods of operation of these devices, is required. Therefore, a stand is needed, that allows conducting experimental studies with the specified models of devices. The basis of the stand...
A switched-capacitor circuit is proposed for the generation of noise resembling the typical noise spectral density of MOS devices. The circuit is based on the combination of two chaotic maps, one generating 1/f noise (hopping map) and the other generating white noise (Bernoulli map). Through a programmable weighted adder stage, the contribution of each map can be controlled and, thereby, the position...
With the rising demand for electrical energy in an aircraft and the increase in operating voltages of the electrical distribution networks, the probability of occurrence of an arc fault is also increased. New protection devices such as arc fault detectors are now integrated in the network to break the circuit in case of an arcing event. To determine the optimum location of these protection devices,...
In digital logic circuits, unconstrained scan tests are known to evoke much higher switching activity than functional modes. To create test conditions which are as similar as possible to functional modes, today's ATPG tools have knobs to constrain the switching activity of the generated test to a user-defined functional (= lower) level. Two-dimensional system chips (SoCs) and three-dimensional stacked...
Residential solar Photovoltaic (PV) installations are increasing at a very high pace in the United States. In 2017 there are approximately one million residential solar PV installations in the US. A significant share of these installations are downstream of distribution transformers and thus connected to the secondary. To precisely analyze voltage variations induced by PV systems into distribution...
To ensure the reliability of insulation systems of Type-II inverter-fed motors driven by power electronics, endurance tests should be performed at sinusoidal or repetitive impulsive voltage higher than the partial discharge inception voltage (PDIV) on insulation systems/models according to the standards released by the International Electrotechnical Commission (IEC). When repetitive impulsive voltages...
The paper considers the constructing issue of ontology for the GMDH-based inductive modeling domain. It examines the main components of the GMDH algorithms in terms of their synthesis for designing the domain ontology. Such ontology significantly expands opportunities for construction of inductive modeling tools for model building and forecast of complex processes of different nature.
The equivalent circuits modeling method is developed for the EMP(Electromagnetic pulse) generators of the equipment-level immunity test. On the double-exponential function of EMP waveform, the corresponding circuit structure is introduced, and the calculation method is given to obtain the circuit RLC parameters. For the generators of EFT(Electrical Fast Transient/Burst), surge combination wave, and...
The paper presents a method of the series arc fault for DC systems. The aim of the study is to find some current characteristics, which can be significant for the purpose of arc detection. The validity of the proposed method is testified by analyzing the arc fault current signal. The low voltage series DC arc study is carried out on the currents waveforms acquired during some tests on electric appliances...
In this work, a new technique for an efficient, simple and fast equivalent circuit and full wave numerical modeling of the electrostatic discharge (ESD) generator is presented. A novel circuit model of the NoiseKen ESD simulator is proposed based on the frequency domain measurement of the standard waveform calibration setup. The simple full wave electromagnetic (EM) model of the same generator, which...
True Random Number Generator (TRNG) occupies a commendable position in various information security applications. Random numbers are the one which need to possess the properties of uniform distribution and statically independent. Diffused bit Generator (DBG) is a reliable entropy source and core component to produce the sequence of random bits. The bits emanating from DBG is usually further sampled...
Post-silicon validation is concerned for discovering design errors that escape to the silicon prototypes. Recent research efforts have shown how to reuse the constraints from pre-silicon verification to support post-silicon constrained-random validation. The objective is to subject the prototype to a large volume of random, yet functionally-compliant stimuli. In this paper, we present a new method...
We describe a minimum entropy justification for the metastable latch based nondeterministic random bit generator (NRBG) also known as an entropy source (ES). The NRBG, used for on-die generation of cryptographic keys in SOCs, is comprised of a CMOS latch with a continuously running offset cancellation loop. The offset cancellation allows for the resolution required to sample device noise at the expense...
In a large ship, Power Management System (PMS) which manages power system should be tested in various operating conditions and fault situations. During its function tests, the PMS should be connected to the ship's power system. However, the test has limitations due to cost, test condition and safety. In this paper, a control Hardware-in-the-Loop Simulation (HILS) system is proposed for the function...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.