The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents the system that allows SEFI modelling by means of injecting upsets in different microcontroller memory blocks, carrying out its functional control and detect the moment when SEFI occurs. Test setup was developed on the basis of National Instruments PXI modular equipment and LabVIEW software. Developed fault injection system was tested on PIC17 microcontroller. The comparison between...
Earlier P2020 SEE data are compared and expanded to a recent die revision, significantly increasing samples tested by protons by five devices, and by heavy ions by five devices. Earlier tested SEE types are found to be fairly similar in register, L1 cache, L2 cache, and CPU crashes. New test methods give SEE performance for the flash memory controller, watchdog circuit, and a built-in Ethernet port...
The use of virtual devices in place of physical hardware is increasing in activities such as design, testing and debugging. Yet virtual devices are simply software applications, and like all software they are prone to faults. A full system simulator (FSS), is a class of virtual machine that includes a large set of virtual devices – enough to run the full target software stack. Defects in an FSS virtual...
An unconventional software testing method, fault injection based on fault model, is enhanced to improve the software reliability testing and measurements. Dynamic fault models for injecting faults through software are investigated and reported in this paper including memory faults, CPU faults and communication fault models. Dynamic fault models can be used to simulate influences which are caused by...
As a maritime country that consist of 17.504 islands, data collection and central monitoring have been a pressing concern in Indonesia. An efficient data collection process can help the decision maker to collect the accurate data to be processed as a decision and policy in the future. With conservation mobile used by all of the forest ranger in Indonesia, not only the biodiversity and wildlife could...
Over the past few decades, the use of reconfigurable computing for aerospace applications has become increasingly common despite its sensitivity to ionizing radiation. Tools are needed to test and implement fault-mitigation mechanisms to increase the reliability of FPGAs in space. This paper introduces a tool called the JTAG Configuration Manager (JCM) that provides high-speed programmable access...
The article is described the Auger spectrometer automatic control system, the principle of formation of the script and the technical implementation of the control system is shown. The principle of forming a multi-bit digital code to control the scanning Auger spectrometer is described, the technical realization of the output data acquisition and post-processing system of Auger spectrometer providing...
This paper proposes a method which utilizing taint analysis to reduce the unnecessary analysis routine, concentrating on the control-flow altering input using concolic (concrete and symbolic) execution procedure. A prototype, Concolic Fuzz is implemented based on this method, which is built on Pin platform at x86 binary level and using Z3 as the SMT (Satisfiability Modulo Theories) solver. The results...
Heavy ion single-event effect (SEE) measurements on Xilinx Zynq-7000 are reported. Heavy ion susceptibility to Single-Event latchup (SEL), single event upsets (SEUs) of BRAM, configuration bits of FPGA and on chip memory (OCM) of the processor were investigated.
The In-circuit-Tester (ICI) demands large volume of physical test points on PCB, which makes the PCB size bigger and also the cost of ICT test technology is very high, so there is a need for low cost PCB test technology, which allows the miniaturization of PCBs with simple design rules[1]. The solution is ‘Boundary Scan’. Implementation of IEEE1149.1boundary scan test standard into the ICs contributed...
The correctness of PLC (Programmable Logic Controller) program in automatic control is vital to this kind of safety-critical applications. In this paper, we present a useful method of combinational testing for correctness of PLC programs. The method is based on the denotational semantics of PLC program and the semantic functions for basic instructions. It establishes the definition of denotational...
Instrumentation is an important part in the industrial automation domain as it is fundamentally required for process control loops. Virtual Prototyping (VP) as prime technology is considered as a novel approach to aid in the development Industrial Instruments. However, using state-of-the-art VP technologies requires a high degree of expertise, thereby limiting its usability among multi-disciplinary...
Recent dynamic and static results are presented on a 49-core RHBD processor. Dynamic cache results show increased SEE susceptibility over static tests. Application level testing shows good correlation to low level cache results.
Unit testing aims to ensure that methods correctly implement the specified and implied pre- and post-conditions, while integration testing ensures that modules correctly follow interaction protocols. While the generation of unit test cases has been explored extensively in the literature, there is still little work on the generation of integration test cases. In this paper we present a new technique...
Taint-based Concolic testing is a software testing technique, which combines dynamic taint analysis, symbolic testing and concrete execution. Concolic testing is faster than symbolic testing while maintaining the same precision. Taint-based concolic testing uses dynamic taint analysis to help identify instructions related to inputs, and at the same time reduce the total number of constraints. Although...
We present a simple framework capable of automatically generating attacks that exploit control flow hijacking vulnerabilities. We analyze given software crashes and perform symbolic execution in concolic mode, using a whole system environment model. The framework uses an end-to-end approach to generate exploits for various applications, including 16 medium scale benchmark programs, and several large...
Software systems can exhibit massive numbers of execution paths, and even comprehensive testing can exercise only a small fraction of these. It is no surprise that systems experience errors and vulnerabilities in use when many executions are untested. Computations over the functional semantics of programs may offer a potential solution. Structured programs are expressed in a finite hierarchy of control...
GR712RC is a dual core 32-bit fault-tolerant SPARC™V8/LEON3-FT processor that has been developed and manufactured by Ramon Chip Ltd and AeroflexGaisler AB and characterized for radiation effects. It is designed with AeroflexGaisler's intellectual property and implemented with Ramon Chip's RadSafe™ radiation-hard-by-design library in a commercial 0.18µm shallow trench isolation CMOS process. Radiation...
Based on information security technology of speculation implementation hardware, we design and implement the SHIFT(Speculative Hardware based Information Flow Tracking) system to enhance software security in cloud computing platform. SHIFT system uses that processor support delay exceptions, design and implement efficient dynamic information flow tracking technology. The system can detect low-level...
With the rapid development of microelectronics, it is difficult to test complicated integrated circuit for the traditional test methods. For this circs, JTAG puts forward a new kind of circuit test method — boundary scan technology. According to the IEEE1149.4, a boundary scan controller is designed by ATmega128 MCU and SN74ACT8990. Experiments show that the test controller can locate faults rapidly...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.